DS21Q58L【PDF 11/74 页】IC TXRX E1 QUAD 3.3V 100-LQFP

收藏本站

您好，
买卖IC网欢迎您。
请登录
免费注册

买卖IC网

Sheet目录1994

7页 8页 9页 10页 [11页]12页 13页 14页 15页

DS21Q58 E1 Quad Transceiver

19 of 74

Table 8-1. Sync/Resync Criteria

FRAME OR

MULTIFRAME

LEVEL

SYNC CRITERIA

RESYNC CRITERIA

ITU SPEC.

FAS

FAS present in frame N and N + 2,

and FAS not present in frame N + 1

Three consecutive incorrect FAS received;

alternate (RCR1.2 = 1): if the above criteria

is met or three consecutive incorrect bit 2 of

non-FAS received

G.706

4.1.1

4.1.2

CRC4

Two valid MF alignment words found

within 8ms

915 or more CRC4 codewords out of 1000

received in error

G.706

4.2 and 4.3.2

CAS

Valid MF alignment word found and

previous time slot 16 contains code

other than all zeros

Two consecutive MF alignment words

received in error

G.732 5.2

TCR

Transmit Control Register

11 Hex

Bit #

Name

IFSS

TFPT

AEBE

TUA1

TSiS

TSA1

TSM

TSIO

NAME

BIT

FUNCTION

IFSS

Internal Frame-Sync Select

0 = TSYNC normal

1 = if TSYNC is in the INPUT mode (TSIO = 0), then TSYNC is internally

replaced by the recovered receive frame sync; the TSYNC pin is ignored

1 = if TSYNC is in the OUTPUT mode (TSIO = 1), then TSYNC outputs the

recovered multiframe frame sync

TFPT

Transmit Time Slot 0 Pass Through

0 = FAS bits/Sa bits/remote alarm sourced internally from the TAF and TNAF

registers

1 = FAS bits/Sa bits/remote alarm sourced from TSER

AEBE

Automatic E-Bit Enable

0 = E-bits not automatically set in the transmit direction

1 = E-bits automatically set in the transmit direction

TUA1

Transmit Unframed All Ones

0 = transmit data normally

1 = transmit an unframed all-ones code

TSiS

Transmit International Bit Select

0 = sample Si bits at TSER pin

1 = source Si bits from TAF and TNAF registers (In this mode, TCR.6 must be

set to 0)

TSA1

Transmit Signaling All Ones

0 = normal operation

1 = force time slot 16 in every frame to all ones

TSM

TSYNC Mode Select

0 = frame mode (see the timing diagrams in Section 24.2)

1 = CAS and CRC4 multiframe mode (see the timing diagrams in Section 24.2)

TSIO

TSYNC I/O Select

0 = TSYNC is an input

1 = TSYNC is an output

Note: See Figure 24-9 for more details about how the transmit control register affects DS21Q58 operation.

发布紧急采购，3分钟左右您将得到回复。

采购需求

(若只采购一条型号，填写一行即可)

*型号	*数量	厂商	批号	封装

添加更多采购

采购需求

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

我的联系方式